11-13-00

PTO/SB/05 (11-60) Approved for use through 10/31/2002 OMB 0651-003 U.S. Patent and Trademark Office, U.S. DEPARTMENT OF COMMER C. Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

### UTILITY **PATENT APPLICATION TRANSMITTAL**

62061.0105 Attorney Docket No. Cavanaugh First Inventor Simulates the Execution of Parallel Instructions in Processor Functional Verification Testing Express Mail Label No EF061831262US

(Only for new nonprovisional applications under 37 CFR 1.53(b))

APPLICATION ELEMENTS  APPLICATION ELEMENTS  ADDRESS TO:  Assistant Commissioner for Patents  Box Patent Application										
See MPEP chapter 600 cond	perning utility patent application conte	I		Patent Applicat hington, DC 20						
2. X Specification (preferred arrangemen - Descriptive title	[Total Pages 50 ]	(if a a. [	7. CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)  8. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)  a. Computer Readable Form (CRF)  b. Specification Sequence Listing on:							
- Statement Reg. - Reference to se or a computer p - Background of - Brief Summary	arding Fed sponsored R & D equence listing, a table, program listing appendix the Invention of the Invention n of the Drawings (if filed) ption	c. [ <b>A</b> 9. [	i i. paper Statements verifyir CCOMPANYING A Assignment Papers 37 CFR 3.73(b) Sta	APPLICATION (cover sheet & tement	DN PARTS a document(s))  Power of					
4. <b>X</b> Drawing(s) (35 U	5	] ,   10. L	(when there is an a English Translation	- ,	→ Attorney applicable)					
5. Oath or Declaration	[ Total Pages 6	12.	Information Disclos	ure 🔀	Copies of IDS Citations					
a. X Newly exec	uted (original or copy)	13.	Statement (IDS)/P10-1449 — Oktabons							
b. Copy from a (for continua	prior application (37 CFR 1.63 (d)) tion/divisional with Box 18 completed	) 14. <b>[</b>	14. Return Receipt Postcard (MPEP 503) (Should be specifically itemized)							
	ION OF INVENTOR(S) Itement attached deleting inventor(s)	15.	15. Certified Copy of Priority Document(s) (if foreign priority is claimed)							
named in t	the prior application, see 37 CFR and 1 33(b).	16.	16. Request and Certification under 35 U.S.C. 122 (b)(2)(B)(i). Applicant must attach form PTO/SB/35 or its equivalent.							
6 Application Data	Sheet. See 37 CFR 1.76	17.								
18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment, or in an Application Data Sheet under 37 CFR 1.76:  Continuation  Divisional  Continuation-in-part (CIP)  of prior application No										
	NAME OF THE OWNER OWNER OF THE OWNER	ONDENCE ADD	RESS							
Customer Number or Bar C	ode Label 23309 (insert Customer No. or At	ach bar code label he	or	Correspondence a	ddress below					
Name										
Addraga										
Address City		State		Zip Code						
Country		Telephone		Fax						
Name (Print/Type)	Karen S. Wright	Regi	stration No. (Attorney	/Agent) 45,2	240					
Signature	Karen S. Wright  Karn S. Smyrt	,	1	11/1	10/2000					
Signature	[ ] jurice extragal			Date   '''						

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Approved for use through 10/31/2002	OMB 0651-003
U.S. Patent and Trademark Office, U.S. DEPARTMENT	OF COMMEND

PTO/SB/17 (09<sup>1</sup>

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number of the Paperwork Reduction Act of 1995, no persons are required to a collection of information unless it displays a valid OMB control number of the persons are required to a collection of information unless it displays a valid OMB control number of the persons are required to a collection of information unless are required to a collection of information and information

## FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision.

**TOTAL AMOUNT OF PAYMENT** 

Co	ָרָרָ עָרָ		
Application Number		0.0	
Filing Date		jc	
First Named Inventor	Cavanaugh		
Examiner Name			
Group Art Unit			
Attorney Docket No.	62061.0105		

METHOD OF PAYMENT	FEE CALCULATION (continued)								
1. The Commissioner is hereby authorized to charge indicated fees and credit any overnayments to:	3. ADDITIONAL FEES								
indicated fees and credit any overpayments to Deposit	Large Entity Small Entity Fee								
Account   11-0851	Code (\$) Code (\$) Fee Description	Fee Paid							
Number Deposit	105 130 205 65 Surcharge - late filing fee or oath								
Account Name Booth & Wright, L.L.P.	127 50 227 25 Surcharge - late provisional filing fee or cover sheet								
Charge Any Additional Fee Required Under 37 CFR 1 16 and 1 17	139 130 139 130 Non-English specification								
Applicant claims small entity status.	147 2,520 147 2,520 For filing a request for ex parte reexamination								
See 37 CFR 1.27	112 920* 112 920* Requesting publication of SIR prior to Examiner action								
2. Payment Enclosed:  Check Credit card Money Order Other	113 1,840* 113 1,840* Requesting publication of SIR after Examiner action								
FEE CALCULATION	115 110 215 55 Extension for reply within first month								
	116 390 216 195 Extension for reply within second month								
1. BASIC FILING FEE Large Entity Small Entity	117 890 217 445 Extension for reply within third month								
Fee Fee Fee Fee Description	118 1,390 218 695 Extension for reply within fourth month								
Code (\$) Code (\$) Fee Paid  101 710 201 355 Utility filing fee	128 1,890 228 945 Extension for reply within fifth month								
101 710 201 355 Utility filing fee 106 320 206 160 Design filing fee	119 310 219 155 Notice of Appeal								
107 490 207 245 Plant filing fee	120 310 220 155 Filing a brief in support of an appeal								
108 710 208 355 Reissue filing fee	121 270 221 135 Request for oral hearing								
114 150 214 75 Provisional filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding								
	140 110 240 55 Petition to revive - unavoidable								
SUBTOTAL (1) (\$) 355.00	141 1,240 241 620 Petition to revive - unintentional								
2. EXTRA CLAIM FEES	142 1,240 242 620 Utility issue fee (or reissue)								
Fee from Ext <u>ra Claims below</u> Fee Paid	143 440 243 220 Design issue fee								
Total Claims 30 -20** = 10 X 9.00 = 90.00	144 600 244 300 Plant issue fee								
Independent Claims 10 - 3** = 7 X 40.00 = 280.00	122 130 122 130 Petitions to the Commissioner								
Multiple Dependent =	123 50 123 50 Petitions related to provisional applications								
	126 240 126 240 Submission of Information Disclosure Stmt								
Large Entity Small Entity Fee Fee Fee Fee Description Code (\$) Code (\$)	581 40 581 40 Recording each patent assignment per property (times number of properties)								
103 18 203 9 Claims in excess of 20	146 710 246 355 Filing a submission after final rejection (37 CFR § 1 129(a))								
102 80 202 40 Independent claims in excess of 3	149 710 249 355 For each additional invention to be								
104 270 204 135 Multiple dependent claim, if not paid	examined (37 CFR § 1 129(b))								
109 80 209 40 ** Reissue independent claims over original patent	179 710 279 355 Request for Continued Examination (RCE)								
110 18 210 9 ** Reissue claims in excess of 20 and over original patent	169 900 169 900 Request for expedited examination of a design application								
SUBTOTAL (2) (\$) 370.00	Other fee (specify)								
**or number previously paid, if greater; For Reissues, see above	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)								

SUBMITTED BY

Name (PnntiType)

Karen S. Wright

Registration No. (Attorney/Agent)

Signature

Complete (if applicable)

Telephone (512) 474-8488

Date 11/10/2000

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

#### **PATENT**

#### IN THE UNITED STATES PATENT & TRADEMARK OFFICE

Inventor(s): Cavanaugh et al.

Serial No.:

Filed:

New Application

For: Method and Apparatus that Simulates the Execution of Parallel Instructions in

Processor Functional Verification Testing

Docket No.: 62061.0105

Inventors: Becky Cavanaugh

> Robert Douglas Gowin, Jr. Eric T. Hennenhoefer

> > OBSIDIAN SOFTWARE, INC.

#### Prepared by:

Karen S. Wright Matthew J. Booth Booth & Wright, L.L.P. P.O. Box 50010

Austin TX 78763 Tel: 512-474-8488 Fax: 512-474-7996

Customer Account No.: 23309 Deposit Account No.: 11-0851

11 %

This application claims the benefit of the earlier filed US Provisional Pat. App. Ser. No. 60/165,204, filed 12 November 1999 (12.11.99), entitled "Method and Apparatus for Processor Verification" which is incorporated by reference for all purposes into this specification.

#### **BACKGROUND OF THE INVENTION**

#### Field of the Invention

The present invention relates to the functional verification of integrated circuit hardware designs. In particular, the present invention provides a method and apparatus that functionally verifies processors capable of executing more than one instruction at the same architectural time.

#### **Description of the Related Art**

Random test generation programs have been around since the early days of microprocessor verification. These programs automate the complex job of creating large test suites necessary for the functional verification of computer systems. From a historic perspective, functional verification has focused on two types of circuits, combinatorial and sequential. Combinatorial circuits do not contain state information, and therefore the outputs are strictly a function of the input values. Sequential circuits contain memory elements that allow the circuit to have a current state. This makes the output values a function of both the current state and the input values. Early on, those in the industry recognized that creating purely random input values was not an adequate method of verifying sequential circuits, and a new test methodology that included the current state of the circuit was developed.

One method used to generate test patterns for processor verification that is well known in

the art is to use a computer to generate a machine executable program that is assembled from instructions, control flags, and data selected from specially prepared tables. To get the expected results, the automatically-assembled test program is simulated on an existing hardware or software golden model under driver control. The test operator can change the drivers, thus changing the conditions under which the test programs are executed. This approach to testing is generally characterized as *static* testing, because the test patterns are assembled first, and are then executed in the simulation to get the expected results. The test pattern development process is not influenced by the intermediate machine states of the processor during the execution of the test.

While static testing is highly useful, it does have drawbacks. One obvious drawback is that tests created without knowledge of the intermediate machine states have great difficulty achieving high coverage of all the possible intermediate states. In addition, statically generated tests are restricted in that certain real-life cases can never be simulated. For example, some instructions within a statically generated instruction sequence must always be preceded by a specially-inserted data initialization instruction, which would ordinarily not appear in normal operation. Similarly, register usage can be somewhat more limited in a static simulation than it would ordinarily be in normal operation. Finally, statically generated simulations that include loops and branches must be very carefully (and therefore, artificially) constructed to avoid undesirable test results such as endless loops, branches that are never taken, and the like.

To address some of these issues, and to create a test environment that is more efficient and conducts a more robust test of very complex sequential circuits such as processors, the industry has moved toward the use of dynamically generated, biased pseudo-random test

1

2

3

5

6

8

9

11 =

آل اية 12

13

14

15

16

17

18

19

20

21

22

In dynamic testing, instructions are generated, all processor resources and facilities patterns. needed for executing the instruction are identified and initialized if required, the instruction is executed on a simulated processor, and the simulated processor state is updated to reflect the execution results. The process iterates, and each instruction generated at the beginning of each iteration is generated with knowledge of the processor state that resulted from the last step executed. Although there are differences in the details of how instructions are generated from test method to test method, in general, instructions are drawn from an instruction pool or tree specified by the test operator that contains the various types of instructions to be tested. In addition, many pseudo-random dynamic test generation methodologies allow the test operator to bias the instruction pool or tree, meaning that the operator can specify what percentage of the total instructions generated and simulated should be load-store instructions, what percentage should be arithmetic instructions, what percentage should be floating point instructions, and so forth. Those skilled in the art are generally familiar with the various current methods used to conduct functional verification of complex circuits using dynamically generated biased psuedorandom test patterns. Readers unfamiliar with these methods are referred to US Pat. No. 5,202,889 to Aharon et al., entitled "Dynamic Process For The Generation Of Biased Pseudo-Random Test Patterns For The Functional Verification Of Hardware Designs" and the patents and publications referenced therein, which is incorporated by reference for all purposes into this disclosure. U.S. Patent No. 5,202,889 to Aharon is a good example of the current state of the art of pseudo-random test pattern generators and their usefulness for functional verification of complex circuits.

Dynamic testing conducted in the manner described by Aharon eliminates the

1

2

3

5

6

7

8

9 T 10 T

11 🗀

12

13

14 E

15

16

17

18

19

20

21

22

requirement for the cumbersome predevelopment of data tables and code streams that is necessary to achieve a high level of confidence in static testing. Also, because instructions can be automatically and iteratively generated and then simulated using an appropriately biased instruction pool, dynamic testing can also provide greater test coverage than static testing in a shorter amount of time. Nevertheless, dynamically generated tests using psuedo-random test patterns such as that described by Aharon have drawbacks and limitations as well.

For example, generating stimuli based solely upon current machine state information may not adequately test some complex processors such as Very Long Instruction Word ("VLIW") and Reduced Instruction Set Computer ("RISC") processors, which may have special rules regarding usage of certain resources. Similarly, some processor architectures allow certain groups of instructions to execute at the same architectural time. Instructions that are dynamically generated and simulated in a pseudo-random test pattern must therefore adhere to the processor's instruction grouping rules. This creates another case where the creation of input stimulus is not just a function of the current state, and therefore requires additional components in the test generator to restrict the grouping of instructions and possible operands to a given set of rules. In addition, while a dynamically generated test setup may run flawlessly on a single processor model, the same test may violate memory coherence rules when run on a multiprocessor model. Finally, the creation of highly deterministic code sequences, such as sequences that execute if then else statements and other conditional control breaks, can be problematic in dynamically generated tests. The present invention addresses the limitations of current-technology dynamic psuedo-random test pattern generators, which currently select and generate instructions based only upon current machine state. The present invention thus provides a better functional

1

2

3

4

5

6

7

8

13

14 🚢

15 🗔

16

verification test of some processors, by taking into account machine state, resource availability. and instruction grouping rules in selecting and generating pseudo-random test stimuli. The present invention is a method and apparatus that generates tests that verify that a processor system under test properly executes two or more instructions issued and executed in parallel. The present invention generates tests by dynamically tracking selected system resources of a golden model and by selecting and scheduling instructions for simultaneous execution on the golden model based upon current and future system resource availability, current architectural state of the golden model, and the instruction grouping rules and other architecturally-related rules of the golden model and the processor system under test. The present invention simulates the parallel execution of valid groups instructions, and then updates the architectural state of the golden model. The present invention outputs a test that includes groups of instructions designated for parallel execution on the processor system under test, plus information regarding the correct intermediate states of selected system resources during the test, which enables the user to compare the test results obtained when the test is run on a processor system under test with results obtained when the test is run on a golden model.

**.**..

13 🚢

15 💆

1 SUMMARY

The present invention is a method and apparatus that dynamically generates tests that can be used to verify that a processor system under test properly executes two or more instructions issued and executed in parallel. The present invention includes a user preference queue, a rules table, plurality of resource-related data structures, an instruction packer, and an instruction generator and simulator. The user preference queue has a number of entries, each of which comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command. The resource-related data structures comprise information such as actual and/or predicted past state, present state, and future state of selected system resources. In this specification the term "system resources" is defined to include both architectural resources and conceptual resources. Architectural resources include resources like the architectural state of the processor (as defined by the state of specific registers), other registers, the load/store buffer, and the like. The term "conceptual resources" refers to resources that may not actually exist within the architectural state of the machine under test, but instead represent a simple way to represent complex interactions, such as whether or not a branch instruction is pending, or the usage of various units over time, or estimated bus traffic at a particular point in time.

The instruction packer creates a very long instruction word that generally comprises a packet or bundle of two or more instructions valid for parallel execution by the processor under test. The instruction packer selects instructions from the entries in the user preference queue, based upon resource availability as indicated by the resource-related data structures and the architecturally-related instruction grouping rules appropriate for the golden model and the processor system under test. In one mode, the instruction packer selects a first instruction from

9 11

12 🐛

15 🗔

an instruction tree in the user preference queue. The instruction packer then selects a second instruction to be packed into one VLIW packet with the first instruction by eliminating instructions in the instruction tree that are ineligible for selection, either because those instructions requires a resource that a resource-related data structure indicates is unavailable, or because they require a resource that will be utilized by the first instruction selected and cannot be shared between instructions within a VLIW packet, or because they conflict with the instruction grouping rules appropriate for the golden model and the processor system under test. The instruction packer continues selecting instructions in this manner, by first defining potential groups of instructions valid for selection and then selecting instructions from those groups, until the instruction packer has selected a group of N instructions, where N is the maximum number of instructions that the golden model and the processor system under test can execute in parallel, or until there are no more instructions in the instruction tree that can be validly selected.

In another mode, the instruction packer selects instructions in order, from an ordered list that the user provides and that is loaded into the user preference queue. In this mode, the instruction packer selects instructions for parallel execution in the order specified by the user, but stops packing instructions into a VLIW word if an instruction specified by the user cannot be executed in parallel with previously selected instructions, because of resource unavailability, conflicting resources with previously selected instructions, or violations of the instruction grouping rules. In this case, the instruction packer either packs "no operation" instructions into the remaining slots of the VLIW packet, or simply issues the VLIW word "as is" if the processor architecture allows VLIW packets of varying lengths and formats.

The present invention marks instructions that have been packed into a VLIW packet to

indicate that the instructions should be executed in parallel. The instruction generator and simulator generates the instructions selected by the instruction packer, and then simulates the execution of the instructions on the golden model. The present invention updates the appropriate resource-related data structures that correspond to the system resources utilized by the instruction. The present invention evaluates the architectural state of the golden model and updates the appropriate resource-related data structures.

1

2

3

#### 62061.0105

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

To further aid in understanding the invention, the attached drawings help illustrate specific features of the invention and the following is a brief description of the attached drawings:

- FIG. 1 shows a typical networked computer environment.
- FIG. 2 shows a block diagram of a hypothetical VLIW processor architecture and its corresponding VLIW instruction format.
- FIG. 3 shows the major components of the present invention and their high-level interaction with each other.
- FIGs. 4A and 4B combine to form a flowchart that shows the control and operational flow of the present invention as it creates and conducts functional verification tests.

12 ¾

13 ⊨≐

**a** 

#### DETAILED DESCRIPTION OF THE INVENTION

The present invention is a method and apparatus that enables a processor developer to verify that a processor under test properly executes two or more instructions issued and executed in parallel. As described in detail herein, the present invention allows for a robust verification of the parallel execution capabilities of VLIW and other complex processor systems because the present invention generates a processor test while tracking both system resources and the architectural state of the processor golden model. The present invention selects instructions for generation based upon resource availability, processor state, and processor instruction grouping rules. The present invention packs those instructions into a valid very long instruction word and then simulates the execution of the VLIW by the processor golden model. The present invention provides the processor developer with a test comprising a set of pseudo-randomly generated instructions that include instruction packets appropriate for parallel execution, plus time-based intermediate state information produced when those instructions are executed on a golden model, that can then be run on the processor under test for comparison and verification.

This disclosure describes numerous specific details that include specific hardware and software structures and example instruction streams in order to provide a thorough understanding of the present invention. One skilled in the art will appreciate that one may practice the present invention without these specific details. In addition, other than the examples provided herein, details concerning the architecture and design rules associated with current advanced VLIW and other parallel issue and/or execution-capable processors are not provided in this disclosure to avoid obfuscation of the present invention. Those skilled in the art will understand that reference herein to processor implementation rules refers to the manufacturer's rules detailed in designers'

reference guides supplied by processor manufacturers, such as Texas Instruments' Instruction Set Reference Guide for the TMS320C62xx CPU, Texas Instruments (July 1997), which is incorporated into this specification by reference for all purposes.

The present invention is preferably practiced in the context of a standalone or networked personal computer test setup such as that depicted in FIG. 1. In FIG. 1, typical network 100 includes one or more computer workstations 102 networked together via network connection 104, which is controlled by network controller 106. The network 100 may also include various peripheral devices, such as network storage device 108 and one or more printers (not shown in FIG. 1). Typical computer workstation 102 includes computer 112, internal storage media such as RAM 118, external storage media such as a floppy disk 114, and various interface devices such as a mouse 116, a monitor 120, and a keyboard 122. Although a particular computer may only have some of the units illustrated in FIG. 1, or may have additional components not shown, most computers will include at least the units shown.

In the embodiment described herein, the present invention is implemented in the C++ programming language. C++ is a compiled language, that is, programs are written in a human-readable script and this script is then provided to another program called a compiler, which generates a machine-readable numeric code that can be loaded into, and directly executed by, a computer. Those skilled in the art are very familiar with C++, and many articles and texts are available which describe the language in detail. While the exemplary embodiment detailed herein is described using C++ code fragments and pseudo-code, those skilled in the art will understand that the concepts and techniques disclosed herein can be practiced by test designers and operators using any higher-order programming language, such as Java, without departing

1

2

3

4

5

6

7

8

12

13

16

17

18

19

20

21

22

from the present invention.

FIG. 2 is a block diagram showing a hypothetical VLIW processor 150 having two floating point units 154, 156, an integer arithmetic logic unit 158, a branch processor 160, and a load/store unit 162. VLIW processor 150 also includes an instruction issue unit 152 and a register file 164. FIG. 2 also shows a very long instruction word format 130 for hypothetical VLIW processor 150. As shown in FIG. 2, the instruction word format 130 includes fixed slots for five RISC-like instructions: a floating point addition instruction 132, a floating point multiplication instruction 134, an integer arithmetic instruction 136, a branch instruction 138, and a load/store instruction 140. Those skilled in the art will recognize that FIG. 2 shows a highly simplified, hypothetical case only. For example, rather than having fixed "slots" and fixed-length instruction words, some VLIW processors are much more complex and may utilize instruction words of varying lengths, comprising one or more simple instructions that do not reside in fixed slots, but can be packed in any order. The intention of FIG. 2 is to demonstrate that a VLIW instruction comprises a group or packet of independent, RISC-like instructions that are issued in parallel to multiple independent execution units within the processor. architecture of the processor thus dictates what kinds of instructions can be grouped together and executed in parallel. The hypothetical processor shown in FIG. 2 can execute simultaneously one floating point addition instruction, one floating point multiplication instruction, one integer arithmetic instruction, one branch instruction, and a load/store instruction, as long as the instructions all utilize different local destination registers.

FIG. 3 is a high-level functional block diagram of the test generation apparatus of the present invention. As shown in FIG. 3, the present invention includes a user interface 202, an

1

2

3

5

6

8

10

11

12 =

13

14

15

16

17

18

19

20

21

22

inputter 204, a user preference queue 206, an instruction packer 208, a rules table 209, a set of resource-related data structures 210, a template generator 212, one or more templates 214, a mode controller 220, an instruction generator and simulator 216, and an output generator 218.

The user interface 202 allows users of the present invention to specify the contents, preferences, and control information required to create a functional verification test of a simulated processor or processor system. In a preferred embodiment, the user interface is a graphical, interactive user interface wherein the user can specify the types of instructions to be simulated by selecting from a menu of instruction choices. In addition, the user can specify test generation preferences, such as whether instructions are to be generated using a biased instruction tree or an ordered instruction list, for example, or whether iterative loops should be inserted, how many instructions can be executed in parallel, whether certain instructions should be executed in parallel with others, or whether the generator should insert and run macros between instructions. Those skilled in the art are familiar with the types of instructions and typical generation controls necessary for the dynamic generation of biased pseudo-random test patterns for processor verification, and therefore further detail regarding instruction selection and generation preferences is not provided herein. In addition, those skilled in the art will recognize that a graphical user interface is optional; advanced users may provide inputs to the present invention using other input methods, such as creating and providing an input text file that contains the necessary instruction generation information.

The user interface 202 also enables the user to specify test generation controls that control the generation mode and dictate the user's controls for specific instructions. For example, in a preferred embodiment, the user can assign specific registers to be source registers

[] 12 \*.j

14 🕌

or destination registers. Alternatively, the user can assign a specific initial source or destination value for registers and memory locations. Users can specify specific addresses as target addresses for branch instructions or memory operations. Those skilled in the art will recognize that current dynamic pseudo-random test pattern generators generally provide similar instruction and test generation controls, and therefore, further detail regarding the capabilities of the present invention to provide the user with control flexibility and options regarding dynamically generated and executed instructions is not provided here.

The inputter 204 accepts test content, preference, and control information from the user via the user interface 202, and adds that information to the user preference queue 206 and the mode controller 220. Each entry in the user preference queue 206 is an instruction, a group/tree of instructions, or a generator command. If the user has indicated that an ordered list of instructions is to be generated and simulated, then the inputter puts that list into the user preference queue in the order specified. If, on the other hand, the user has indicated that some number of instructions are to be generated randomly, then the inputter adds an entire tree of instructions, which may or may not be biased by the user. When the user preference queue 206 shrinks below a threshold, additional elements are added by the inputter 204.

The operation of the mode controller 220 is described in detail in copending patent application, U.S. Patent App. Ser. No. \_\_\_\_\_\_\_\_, filed 10.11.00 (10 November 2000) (docket number 62061.0103), now U.S. Pat. No. \_\_\_\_\_\_\_, entitled "Method and Apparatus for Static Test Pattern Generation Within a Dynamic Pseudo-random Test Program Generation Framework," (hereinafter, the "Static/Dynamic Generator Patent") which is incorporated by reference into this specification for all purposes. In addition, the Static/Dynamic

Generator Patent also describes the use of templates 214 and the operation of the test generator in both sequential mode and dynamic mode, and details regarding templates and the test generator operating modes are not repeated herein. While the present invention makes use of templates as described in the Static/Dynamic Generator Patent, the special sequential operating mode of the test generator described in the Static/Dynamic Generator Patent does not apply to the present invention. For the purposes of this disclosure, the reader should assume that the test generator is always operating in dynamic mode.

12 h.]

14<u>-</u> 14<u>-</u> 15<u>-</u>

10.11.00 (10 November 2000) (docket number 62061.0106), now U.S. Pat. No.
, entitled "Method and Apparatus that Tracks Processor Resources in a
Dynamic Pseudo-Random Test Program Generator," (hereinafter, the "Resource Tracking
Patent") which is incorporated by reference into this specification for all purposes, to identify
system resources appropriate for tracking and to track those resources.

The instruction packer 208 uses the resource-related data structures to determine whether resources are currently available, or will be available, when they are needed by specific instructions. Instructions using resources that are either currently in use, or will be in use when they are required are not eligible to be selected and scheduled by the instruction packer 208.

The rules table 209 comprises a table of instruction grouping rules, as dictated by the architecture of the processor under test. For example, the rules table 209 for the hypothetical VLIW processor shown in FIG. 2 would indicate that two floating point addition instructions cannot be issued and executed in parallel. Likewise, two branch instructions, two integer arithmetic instructions, or two load/store instructions cannot be packed into the same VLIW group. In a preferred embodiment, the rules table 209 may also include other architecturally-related information useful to the instruction packer, such as the number of processor cycles each individual execution unit requires to execute an instruction, or whether the processor is capable of handling VLIWs of varying lengths, or whether the instruction issue unit can issue instructions to selected idle execution units while others are still operating on previously issued instructions, or whether there are restrictions on register usage by instructions within a single VLIW. Those skilled in the art are very familiar with these architecturally-dictated design rules published by processor manufacturers, and the need to adhere to those rules when developing

1

2

3

4

5

6

7

8

9 10 11

12 ÷.]

13=

16

17

18

19

20

21

22

new processor systems utilizing the architectural approaches and limitations of existing processors.

In a preferred embodiment, the instruction packer 208 selects instructions from the user preference queue 206 and packs them into VLIW groups in two different ways: either randomly, using an instruction tree, or consecutively, according to the order specified by the user. Each instruction selection methodology is explained below.

If the user has specified, through the user interface, that some number of instructions should be generated randomly, then the present invention will place an instruction tree into the user preference queue 206. The instruction packer 208 selects a first instruction that can be executed, based upon the current system state information and resource availability information contained within the relevant resource-related data structures 210. The instruction packer 208 then selects a group of potentially valid instructions in the user preference queue that can be selected next by eliminating all instructions that are ineligible for selection. For example, instructions within the instruction tree are ineligible for selection if they cannot be executed in parallel with the first instruction selected, as indicated by the rules table 209. Instructions are also ineligible for selection if their resource needs conflict with the first instruction selected, such as might occur if a potential instruction needs a destination register that the first selected instruction will be using. Those skilled in the art will understand that resource conflicts will be ordinarily be dictated by the processor architecture, just as a processor's instruction grouping rules are dictated by the architecture. For example, some architectures may allow two instructions within the same VLIW packet to utilize the same register if it is a source register, but will not allow two instructions to use the same destination register. Others may prohibit all

forms of register sharing. Practitioners of the present invention will thus customize the resource conflicts rules implemented in a specific embodiment as required to reflect the architectural requirements and rules of the processor under test.

After the instruction packer 208 eliminates all ineligible instructions from the instruction tree, the instruction packer 208 then selects a second instruction for execution in parallel with the first instruction. The instruction packer 208 continues in this manner, repeating the elimination-and-select process by eliminating instructions that utilize either a system resource that conflicts with any previously selected instruction, or that cannot be executed in parallel with any previously selected instruction. The selection process ends when either the maximum number of instructions has been selected (five, in the case of the hypothetical VLIW processor shown in FIG. 2), or no more instructions from the instruction tree are eligible for selection. In the latter case, if the VLIW group is not completely packed and the processor architecture requires all VLIW packets to be of a specific length and format, the instruction packer will fill the remaining slots with "no operation" instructions. Alternatively, if the processor architecture allows VLIW packets of varying lengths, "no operation" instructions may not be required and the VLIW packet can continue through the process as is.

When the user has specified that a specific listing of instructions are to be executed in parallel by providing an ordered instruction list to the present invention via the user interface, the instruction packer 208 follows that sequence, to the extent that the user's instruction sequence comprises a group of instructions that can be validly executed in parallel. In other words, the instruction packer 208 selects the user's first specified instruction from the user preference queue 206 if system resources are available, then selects the user's second specified instruction if

12 %

system resources are available and the user's second specified instruction can be validly grouped with the first instruction, according to the processor's instruction grouping rules. The instruction packer 208 then selects the user's third specified instruction, assuming it does not utilize resources that conflict with the first and second instructions and can be validly grouped with the first and second instructions, and so forth. When the instruction packer 208 encounters an instruction that is ineligible for execution, either because of conflicting resources or because of conflicting grouping rules, the instruction packer 208 stops selecting instructions for a given VLIW packet, and either issues the VLIW packet as is, or fills the remaining slots with "no operation" instructions if required by the processor architecture. When the first instruction on a user's ordered list cannot be selected because of conflicting resources, the instruction packer selects one or more "no operation" instructions until the required resource becomes free and the instruction can be validly selected and packed into a VLIW bundle.

For example, assume that the user is testing a processor system having an architecture like the hypothetical VLIW processor shown in FIG. 2. The user has therefore specified that up to five instructions can be packed into one very long instruction word for simulation. Also assume, for this example, that the user has specified that 100 instructions are to be randomly generated for the test.

The present invention places an instruction tree into the user preference queue 206. The instruction packer 208 checks the resource-related data structures 210, selects a first instruction based upon resource availability, and places the instruction into the proper position in the VLIW instruction format as defined by the processor's instruction rules. Assume, for this example, that the first instruction selected is a floating point addition instruction that will require operands A

1

3

4

5

6

7

8

I W

12

16

17

18

19

20

21

22

and B and registers 1, 2, and 3.

For simplicity, we will also assume for this example that the hypothetical VLIW processor does not allow any resource sharing. In this case, the instruction packer 208 then "marks out" all instructions within the tree that require operands A and B and registers 1, 2, and 3, and additionally, all other instructions in the tree that must be executed by the processor's The instruction packer 208 then selects a second floating point addition execution unit. instruction from the remaining instructions in the tree. The second instruction must meet the same requirements as the floating point instruction selected as the first instruction: all system resources required to execute the second instruction must be currently free, the second instruction may not utilize the same system resources required by the instruction already selected, and it must be an instruction that can be validly executed in parallel with the floating point instruction. Returning to the hypothetical VLIW processor shown in FIG. 2, if the instruction packer selects, as the first instruction, a floating point addition instruction that will require operands A and B and registers 1, 2, and 3, a valid second instruction might be a floating point multiplication instruction using operands D and E and registers 4, 5, and 6. The instruction packer would not select another floating point addition instruction, because that selection would violate the processor's instruction grouping rules. Similarly, the instruction packer would not select a load/store instruction or a branch instruction involving operands A or B, or any of registers 1, 2, or 3, because those system resources will be in use and tied up for some number of cycles by the floating point instruction selected as instruction number one. After a second instruction is selected, the instruction packer selects a third instruction, and so forth, until (in this example) either all five instruction slots are filled, or there are no remaining potentially valid

12<sup>1</sup>-

instructions remaining in the original instruction tree loaded into the user preference queue.

After the instructions are selected and packed into the VLIW bundle by the instruction packer 208, the template generator 212 generates a template 214 corresponding to each instruction. In this specification, a template 214 is a data structure that contains an instruction, plus all preferences and data required to execute the instruction. The template for each instruction in a VLIW packet also indicates that it is to be executed in parallel with other instructions, in the manner specified by the processor's design rules.

For example, some VLIW processors utilize a bit in the instruction that indicates that the instruction is to be issued and executed in parallel with whatever instruction immediately follows it. The instruction that follows may also have that bit set, indicating that the instruction that follows it should also be issued and executed at the same time as the previous two instructions, and so on. The processor "finds" the last instruction in each group designated for parallel issue and execution because the last instruction does not have the parallel instruction bit set, or alternatively, includes another indication that it is the last instruction in a parallel execution group.

Other VLIW processors may require an indication in the first instruction in a group designated for parallel execution that the next "N" instructions should be fetched, issued, and executed simultaneously. These parallel execution rules are defined by the processor architect, in the same manner as the instruction grouping rules discussed above. Those skilled in the art are familiar with the various techniques processor designers use to designate instructions for parallel execution, and practitioners of the present invention that are adapting the present invention for use with various VLIW architectures will understand how to build templates that

12~j

include the proper indications for parallel execution on a processor under test designed in accordance with a specific architecture.

After templates 214 are created, the instructions corresponding to the templates are generated and then simulated. The instruction generator and simulator 216 converts each template 214 into an instruction for the golden model. In a preferred embodiment, this process involves translating the instruction into assembly language or binary, resolving all the instruction's subfields, and initializing any necessary resources to create a valid instruction. The instruction generator and simulator 216 then either calculates or predicts current and future resource utilization as described in further detail below and updates the appropriate resource-related data structure 210. The instruction generator and simulator 216 initiates a step function of the architecturally correct golden model and sends the outstanding instructions to the golden model, which simulates the parallel execution of the instructions and updates its state registers accordingly. The instruction generator and simulator 216 assesses the architectural state of the golden model as a function of time (processor cycles) and updates the appropriate resource-related data structures 210 in preparation for the next iteration of the instruction selection process, and for utilization by the output generator 218, as described below.

The output generator 218 generates a machine readable output file containing the test program. The output test file contains the starting state for each component in the system, the commands executed as a function of time, and the intermediate and final states of the golden model as a function of time. Users can then run the output test file on a processor system under test, which provides the same test stimulus to the system under test as was provided to the golden mode. Users then compare the time-based intermediate and final states of the system under test

#### 62061.0105

with the known correct time-based intermediate and final states of the golden model, to verify the functionality of the device or system under test.

FIGs. 4A and 4B show a flowchart that illustrates the control and operational flow of the present invention as it creates functional verification tests. At 302, the test operator provides the test inputs (test content, control, and preference information as described above), which are added to the user preference queue at 306 as required by 304. At 308, the instruction packer interfaces with the user preference queue 306, the resource-related data structures represented in FIG. 4A at 312, 314, and 316, and the processor grouping rules table at 309. Using the FIG. 2 VLIW processor as an example, at 308, the instruction packer selects five instructions to be packed together into a VLIW in accordance with the procedure described above. These five instructions are then sent in a group to the template generator, which at 310, creates a template for each instruction in the VLIW that is marked for parallel execution in accordance with the processor's architectural rules, as described above. Therefore, continuing with the hypothetical VLIW processor as an example, the template generator might create the following group of templates corresponding to the five possible instructions packed into the VLIW as follows:

Template No.	Program Counter	Template contents
1	1000	Floating point addition instruction and associated
		information, marked for parallel execution with following
		instruction
2	1001	Floating point multiplication instruction and associated
		information, marked for parallel execution with the
		following instruction
3	1002	Integer addition instruction and associated information,
		marked for parallel execution with the following instruction
4	1003	Branch instruction and associated information, marked for
		parallel execution with the following instruction
5	1004	Load/Store instruction and associated information, not
		marked for parallel execution

1

2

4

5

7

8

15 16

18 19

17

20 21

22

After the group of templates is created at 310, the present invention jumps to the main loop of the test generator 320, shown in FIG. 4B, and checks the operational mode at 326. As the reader will recall, the test generator will always be in dynamic mode when implementing parallel scheduling and simulation of instructions as described herein.

At 328, the instructions corresponding to all outstanding templates are generated at 328, resources are calculated 330, estimated 332, the appropriate resource-related data structures are updated at 312 and 314, and the group of instructions are then sent to the golden model at 334 for simulation. The present invention evaluates the state of the golden model and records that state, as a function of time, for the output file. The present invention also updates the appropriate resource-related data structures that correspond to the golden model architectural state in preparation for the next instruction selection and packing step.

At the next check at 324, a template will not exist at the current program counter, and the present invention will return to the instruction packer, which then selects a new group of instructions for parallel execution using the procedure described above, and the entire process repeats until the end of the test.

As described above, the present invention is also capable of generating tests where the user can specify a specifically ordered group of instructions to be generated for parallel execution. In that case, the user provides an ordered list of instructions via the user interface, rather than an instruction tree. In this case, as described above, the instruction packer selects instructions from the list in the user preference queue in the order specified by the user, assuming that system resources are available and the instructions listed do not violate the processor's

13 ⊨≟

14 🖺

instruction grouping rules. Groups of instructions are sent to the template generator, and groups of templates are created at 310 in the same manner as that described above. After a group of templates is created for a VLIW packed by the instruction packer, the present invention jumps to the main loop 320, and generates and simulates the instructions as described above. Following simulation of each VLIW packet, the present invention will return to the instruction packer at 308, which will then pack the next VLIW group using the instructions in the user's list, picking up where it left off with the previous VLIW. The present invention will continue packing VLIW instructions and creating template sequences in this manner, as long as nonconflicting resources are available and as long as the processor's instruction grouping rules are not violated. If the present invention encounters an instruction on the user's list that cannot be selected due to (for example) unavailable system resources, in one embodiment, the instruction packer simply packs one or more "no operation" instructions into VLIW groups until the resource becomes available and the instruction can be packed, generated, and simulated.

#### Resource tracking.

As described above, the present invention selects instructions appropriate for parallel execution by, among other things, examining the available system resources and selecting only those instructions that can be executed because the system resources they require are or will be free at the appropriate time. After groups of instructions are generated at 328 in FIG. 4B, resource usage is reevaluated at 330 and 332, and the appropriate resource-related data structures are updated at 312 and 314. These updated resource-related data structures affect the selection of the next group of instructions that the instruction packer selects for the next VLIW packet to be generated and simulated.

1

2

3

4

5

6

7

8

12

13

14

15

16

17

18

19

20

21

22

The present invention tracks the current state of architectural resources, such as individual registers, the load/store buffer, the architectural state of the processor as defined by a specific subset of registers, and the like, as a function of time. The present invention also tracks the utilization of the various execution units within the processor, again as a function of time. For example, in an embodiment of the present invention customized to generate a test for a processor system designed according to Texas Instruments' TMS320C62xx architecture, floating point instructions require four processor cycles to complete. The present invention tracks the utilization of the floating point execution unit, and the instruction packer will only select a floating point instruction when the floating point unit is free, as indicated by the relevant floating-point execution unit data structure. Furthermore, when a floating point instruction is packed into a VLIW packet and the corresponding floating point instructions are generated by the instruction generator, the present invention designates the floating point execution unit as unavailable for four processor cycles. Assuming a VLIW group is packed and issued during each processor cycle, the instruction packer is thus barred from selecting another floating point instruction until four processor cycles have elapsed, at which point the floating point unit becomes available. Similarly, the destination register(s) that the floating point instruction uses are also unavailable for four processor cycles, after which they will be updated to reflect the values determined by the execution of the floating point instruction. The instruction packer is thus barred from selecting another instruction that requires the same destination registers used by the floating point instruction until four processor cycles have elapsed. Those skilled in the art will recognize that, while neither the floating point execution unit utilization nor the values in or utilization of specific general purpose registers is reflected in the defined architectural state

1

2

3

4

5

6

7

8

9 T 10 T

13

14

15

16

17

18

19

20

21

22

within the golden model, tracking these system resources to aid in the efficient scheduling of test instructions is highly useful.

Practitioners of the present invention that are customizing the present invention for a specific processor architecture can glean the information required to track relevant system resources from the programmer's manual provided by the processor's manufacturer. After reading this specification or practicing the present invention, practitioners of the present invention will understand that there are a number of different design approaches that will each accomplish the resource tracking described herein. For example, practitioners of the present invention might include a resource tracker at 330 that examines the type of instruction generated (e.g., a floating point instruction or a branch instruction), turns to a table to determine the number of processor cycles to mark the associated execution unit as "unavailable" (e.g., 4 cycles, in the case of the floating point execution unit or 2 cycles, in the case of the branch unit), and updates the data structure associated with the relevant execution unit to reflect that the execution unit is unavailable for the appropriate number of cycles. Similarly, the same tracker might use the same table to mark the registers and other resources associated with the instruction (identified on the instruction's template) as unavailable during the appropriate number of processor cycles. Practitioners of the present invention might choose to incorporate two pieces of information into the data structure associated with registers: the availability of the register, and the value currently loaded into the register. Alternatively, practitioners might choose to utilize separate data structures for individual register availability and individual register value.

When tracking the future state of selected system resources (i.e., unavailability for a specific number of processor cycles), those skilled in the art will recognize that the tracker must

1

2

3

4

5

6

7

8

13

14

15

16

17

18

19

20

21

22

also update the data structures associated with the system resources at the appropriate time to reflect that the resource is now available again, thus indicating to the instruction packer that an instruction that requires the newly-freed resource can now be properly selected and packed into a new VLIW.

Unlike the execution unit utilization or specific register utilization or states, some system resources that would be useful to track to maintain efficiency in scheduling instructions cannot be easily tracked. For example, processors typically execute loads and stores from the load/store buffer on a non-interrupt, background basis. Consequently, it is difficult to determine the precise contents of the load/store buffer at a specific point in time, because it is difficult to determine at a specific instance whether pending loads and stores have been written to and from memory. Nevertheless, those skilled in the art can construct a heuristic model that represents a prediction of traffic in the load/store buffer as a function of the number and timing of load/store instructions generated in a specific test. When the predicted traffic through the load/store buffer reaches a certain predetermined threshold, the present invention can update a data structure that corresponds to the load/store buffer to designate the load/store buffer as unavailable. This will prevent the instruction packer from selecting further load/store instructions for packing into further VLIW groups until the load/store traffic drops below the specified threshold, at which time the tracker redesignates the load/store buffer as available. Alternatively, the user may want to specifically test a processor's ability to function properly when the load/store buffer is highly stressed by dense traffic to and from memory. In this case, the data structure corresponding to the load/store buffer would not be marked as unavailable, and the instruction packer would continue to select and pack load/store instructions, but the user would want to continue to

13 ==

monitor the traffic density in the load/store buffer over time.

System resources that practitioners of the present invention may find useful to track, either directly as described in the execution unit example, or by predictive methods as described in the load/store buffer example, include the utilization of various execution units within the system, state and utilization of general or special purpose registers, subfields of general or special purpose registers, instruction and data caches, system bus status, physical memory, virtual memory system page tables, and resources capable of generating system exceptions and interrupts. The reader is referred to the Resource Tracking Patent for details on resource tracking methodologies that can be employed to generate resource-related data structures appropriate for use with the present invention.

To summarize, the present invention is a method and apparatus that generates a test that enables the verification that a processor system under test properly executes two or more instructions issued and executed in parallel. The present invention includes a user preference queue, a rules table, plurality of resource-related data structures, an instruction packer, and an instruction generator and simulator. The user preference queue has a number of entries, each of which comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command. The resource-related data structures comprise information such as actual and/or predicted past state, present state, and future state of selected system resources.

The instruction packer creates a very long instruction word that can comprise two or more instructions valid for parallel execution by the processor under test. The instruction packer selects instructions from the entries in the user preference queue, based upon resource availability as indicated by the resource-related data structures and the architecturally-related

# 

#### 62061.0105

instruction grouping rules appropriate for the golden model and the processor system under test.

The instruction packer also insures that instructions within a single VLIW do not require conflicting system resources.

The present invention marks instructions that have been packed into a VLIW to indicate that the instructions should be executed in parallel. The instruction generator and simulator generates the instructions that correspond to each instruction selected by the instruction packer, and then simulates the execution of the instructions on the golden model. The present invention updates the appropriate resource-related data structures that correspond to the system resources utilized by the instruction. The present invention also evaluates the architectural state of the golden model as a function of time and updates the appropriate resource-related data structures.

Other embodiments of the invention will be apparent to those skilled in the art after considering this specification or practicing the disclosed invention. The specification and examples above are exemplary only, with the true scope of the invention being indicated by the following claims.

#### **CLAIMS**

We claim the following invention:

1. A processor verification test apparatus that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

an instruction packer coupled to said user preference queue and said resource-related data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, where N equals 1 or more; and

an instruction generator and simulator that generates and simulates instructions that correspond to said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

2. The apparatus of claim 1, wherein said group of N instructions valid for parallel execution further comprises N instructions that do not utilize common system resources other

than source registers of the golden model or the processor system under test.

2

3

4

5

6

7

8

3. The apparatus of claim 1, wherein said instruction packer creates said group of N instructions valid for parallel execution by selecting instructions from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test.

9[

4. The apparatus of claim 3, wherein said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction.

5. The apparatus of claim 1, wherein said instruction packer creates said group of N instructions valid for parallel execution by selecting instructions in one of the following ways:
by selecting each instruction in the order that said instruction appears in an ordered instruction list in said user preference queue, or by selecting a "no operation" instruction where the next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules.

22

13 🌉

6.	A processor	verification	test	system	that	uses	a	golden	model	to	generate	a	test	that
verifies	s that a proces	ssor system u	ınder	test pro	perly	y exec	cut	es two	or more	in	structions	iss	sued	and
execute	ed in parallel,	comprising:												

a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

an instruction packer coupled to said user preference queue and said resource-related data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, where N equals 1 or more; and

an instruction generator and simulator that generates and simulates instructions that correspond said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

7. The system of claim 6, wherein said group of N instructions valid for parallel execution further comprises N instructions that do not utilize common system resources other than source registers of the golden model or the processor system under test.

The system of claim 6, wherein said instruction packer creates said group of N 1 instructions valid for parallel execution by selecting instructions from an instruction tree in said 2 user preference queue, wherein said instruction packer iteratively creates a group of potentially 3 valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test.

7

8

10 4

4

5

6

9. The system of claim 8, wherein said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers that are utilized by said first instruction.

11 13 <u>14</u> <u>14</u> <u>14</u>

15

16

17

18

19

10. The system of claim 6, wherein said instruction packer creates said group of N instructions valid for parallel execution by selecting instructions in one of the following ways: by selecting each instruction in the order that said instruction appears in an ordered instruction list in said user preference queue, or by selecting a "no operation" instruction where the next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules.

20

21

22

11. A method that makes a processor verification test apparatus that uses a golden model to create a test that verifies that a processor system under test properly executes two or more

9 🚞

instructions issued and executed in parallel, comprising:

providing a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

providing a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

coupling an instruction packer to said user preference queue and said resource-related data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, where N equals 1 or more; and

coupling an instruction generator and simulator to said instruction packer and said resource-related data structures, said instruction generator and simulator generates and simulates instructions that correspond said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

12. The method of claim 11, wherein said group of N instructions valid for parallel execution further comprises N instructions that do not utilize common system resources other than source registers of the golden model or the processor system under test.

The method of claim 11, wherein said instruction packer creates said group of N instructions valid for parallel execution by selecting instructions from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the

golden model and the processor system under test.

9🛄

14. The method of claim 13, wherein said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction.

15. The method of claim 11, wherein said instruction packer creates said group of N instructions valid for parallel execution by selecting instructions in one of the following ways: by selecting each instruction in the order that said instruction appears in an ordered instruction list in said user preference queue, or by selecting a "no operation" instruction where the next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules.

16. A method that generates a test that verifies that a processor system under test properly

13 L

executes two or more instructions issued and executed in parallel, comprising:

filling a user preference queue with queue entries, wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

generating a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

creating a group of N instructions valid for parallel execution by the golden model and the processor system under test, where N equals 1 or more, by selecting instructions from said queue entries based upon information within said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test; and

generating and simulating instructions that correspond said group of N instructions, evaluating the updated architectural state of the golden model, and updating said resource-related data structures.

- 17. The method of claim 16, wherein said group of N instructions valid for parallel execution further comprises N instructions that do not utilize common system resources other than source registers of the golden model or the processor system under test.
- 18. The method of claim 16, wherein said group of N instructions valid for parallel execution

- is created by selecting instructions from an instruction tree in said user preference queue, and
- said method further comprises iteratively creating a group of potentially valid instructions by
- 3 eliminating instructions ineligible for selection, based upon information within said resource-
- 4 related data structures and the instruction grouping rules for the golden model and the processor
- 5 system under test.

6

- 7 19. The method of claim 18, wherein said group of N instructions further comprises at least a
- 8 first instruction and a second instruction, wherein said second instruction is selected from said
  - group of potentially valid instructions, wherein said second instruction further comprises an
  - instruction that does not utilize the same system resources other than source registers utilized by
- said first instruction.

15 <u></u>

16

17

9

10

- 20. The method of claim 16, wherein creating said group of N instructions valid for parallel
- execution further comprises selecting instructions in one of the following ways: selecting each
- instruction in the order that said instruction appears in an ordered instruction list in said user
- preference queue, or selecting a "no operation" instruction where the next instruction in said
- ordered instruction list requires unavailable system resources or violates the processor grouping
- 18 rules.

19

21

- 21. A program storage device readable by a computer that tangibly embodies a program of
  - instructions executable by the computer to perform a method that generates a test that verifies
- 22 that a processor system under test properly executes two or more instructions issued and

executed in parallel, comprising:

filling a user preference queue with queue entries, wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

generating a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

creating a group of N instructions valid for parallel execution by the golden model and the processor system under test, where N equals 1 or more, by selecting instructions from said queue entries based upon information within said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test; and

generating and simulating instructions that correspond said group of N instructions, evaluating the updated architectural state of the golden model, and updating said resource-related data structures.

- 22. The program storage device of claim 21, wherein said group of N instructions valid for parallel execution further comprises N instructions that do not utilize common system resources other than source registers of the golden model or the processor system under test.
- 23. The program storage device of claim 21, wherein said group of N instructions valid for

model and the processor system under test.

parallel execution is created by selecting instructions from an instruction tree in said user preference queue, and said method further comprises iteratively creating a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information within said resource-related data structures and the instruction grouping rules for the golden

24. The program storage device of claim 23, wherein said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction.

25. The program storage device of claim 21, wherein creating said group of N instructions valid for parallel execution further comprises selecting instructions in one of the following ways: selecting each instruction in the order that said instruction appears in an ordered instruction list in said user preference queue, or selecting a "no operation" instruction where the next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules.

26. A processor verification test apparatus that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

an instruction packer coupled to said user preference queue and said resource-related data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, wherein said N instructions do not utilize common system resources other than source registers of the golden model or the processor system under test and where N equals 1 or more, by selecting instructions in one of the following two ways: from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test, in which case said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction, or from an ordered instruction list in said user preference queue, wherein each instruction selected

	comprises	either	the	next	instruction	in	said	ordered	instruction	list	or	a	"no	operation'
	instruction	if said	l nex	kt inst	ruction in s	aid	order	ed instru	action list re	equir	es ı	una	vaila	ble system
~	resources o	r viola	tes tł	ne pro	cessor grour	ine	rules	·and						

an instruction generator and simulator that generates and simulates instructions that correspond to said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

□ 10≒

15 🗔

27. A processor verification test system that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

an instruction packer coupled to said user preference queue and said resource-related data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, wherein said N instructions do not utilize common system resources other than source registers of the golden model or the processor

system under test and where N equals 1 or more, by selecting instructions in one of the following two ways: from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test, in which case said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction, or from an ordered instruction list in said user preference queue, wherein each instruction selected comprises either the next instruction in said ordered instruction list or a "no operation" instruction if said next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules; and

an instruction generator and simulator that generates and simulates instructions that correspond to said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

28. A method that makes a processor verification test apparatus that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

providing a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test

1

2

3

4

5

6

7

8

9

13 <u>\*</u>
14 <u>\*</u>

[] 15 []

16

17

18

19

20

21

22

generator control command;

providing a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

providing an instruction packer coupled to said user preference queue and said resourcerelated data structures, said instruction packer creates a group of N instructions valid for parallel execution by the golden model and the processor system under test, wherein said N instructions do not utilize common system resources other than source registers of the golden model or the processor system under test and where N equals 1 or more, by selecting instructions in one of the following two ways: from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test, in which case said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction, or from an ordered instruction list in said user preference queue, wherein each instruction selected comprises either the next instruction in said ordered instruction list or a "no operation" instruction if said next instruction in said ordered instruction list requires

unavailable system resources or violates the processor grouping rules; and

providing an instruction generator and simulator that generates and simulates instructions that correspond to said group of N instructions created by said instruction packer, evaluates the updated architectural state of the golden model, and updates said resource-related data structures.

29. A method that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

filling a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

generating a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

creating a group of N instructions valid for parallel execution by the golden model and the processor system under test using an instruction packer coupled to said user preference queue and said resource-related data structures, wherein said N instructions do not utilize common system resources other than source registers of the golden model or the processor system under test and where N equals 1 or more, by selecting instructions in one of the following two ways: from an instruction tree in said user preference queue, wherein said instruction packer iteratively

creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test, in which case said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction, or from an ordered instruction list in said user preference queue, wherein each instruction selected comprises either the next instruction in said ordered instruction list or a "no operation" instruction if said next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules; and

generating and simulating instructions that correspond to said group of N instructions created by said instruction packer, evaluating the updated architectural state of the golden model, and updating said resource-related data structures.

30. A program storage device readable by a computer that tangibly embodies a program of instructions executable by the computer to perform a method that uses a golden model to generate a test that verifies that a processor system under test properly executes two or more instructions issued and executed in parallel, comprising:

filling a user preference queue that comprises queue entries wherein each queue entry further comprises an instruction to be tested, a group or tree of instructions to be tested, or a test generator control command;

1

2

3

4

5

6

7

8

9

16

17

18

19

20

21

22

generating a plurality of resource-related data structures, wherein each said resource-related data structure comprises information concerning selected system resources of the golden model, wherein said information comprises one or more of the following: actual past state, actual present state, actual future state, predicted past state, predicted present state, or predicted future state;

creating a group of N instructions valid for parallel execution by the golden model and the processor system under test using an instruction packer coupled to said user preference queue and said resource-related data structures, wherein said N instructions do not utilize common system resources other than source registers of the golden model or the processor system under test and where N equals 1 or more, by selecting instructions in one of the following two ways: from an instruction tree in said user preference queue, wherein said instruction packer iteratively creates a group of potentially valid instructions by eliminating instructions ineligible for selection, based upon information indicated by said resource-related data structures and the instruction grouping rules for the golden model and the processor system under test, in which case said group of N instructions further comprises at least a first instruction and a second instruction, wherein said second instruction is selected from said group of potentially valid instructions, and wherein said second instruction further comprises an instruction that does not utilize the same system resources other than source registers utilized by said first instruction, or from an ordered instruction list in said user preference queue, wherein each instruction selected comprises either the next instruction in said ordered instruction list or a "no operation" instruction if said next instruction in said ordered instruction list requires unavailable system resources or violates the processor grouping rules; and

4


## 62061.0105


generating and simulating instructions that correspond to said group of N instructions created by said instruction packer, evaluating the updated architectural state of the golden model, and updating said resource-related data structures.

49

### ABSTRACT

A dynamic test generation method and apparatus enabling verification of the parallel instruction execution capabilities of VLIW processor systems is described. The test generator includes a user preference queue, a rules table, plurality of resource-related data structures, an instruction packer, and an instruction generator and simulator. The present invention generates a test by selecting instructions for parallel execution based upon resource availability as indicated by the resource-related data structures and the processor's instruction grouping rules, simulating the parallel execution of the instructions on a golden model, updating the resource-related data structures, and evaluating the updated architectural state of the golden model.









FIG. 2



3/5

FIG. 3




FIG. 4A

**5/5** 

FIG. 4B

12-97) 1-0032

	Under the Paperwork Red a valid OMB control numb		t of 1995, no persor	Patent and Tradema	rk Office; U.S.	DEPARTMENT OF of information unit	COMMERCE					
				Attorney Docke	et Number	62061.0105						
D	ECLARATION DES	FOR I	UTILITY OF	First Named In	ventor	Cavanaugh						
	PATENT AF		ATION	C	COMPLETE IF KNOWN							
	(37 CF			Application Nur		/						
N)	Declaration I	7 0		Filing Date								
E	Submitted OR		nitted after Initia	al Group Art Unit	Group Art Unit							
	with Initial Filing		g (surcharge CFR 1.16 (e)) ired)	Examiner Name	е							
_	····			<del></del>								
l	As a below named inven	tor, i here	eby declare that:									
l	My residence, post office	address, a	and citizenship are a	s stated below next to my	y name.							
l	I believe I am the original, names are listed below) of											
	names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:  Method and Apparatus that Simulates the Execution of Parallel Instructions in  Processor Functional Verification Testing											
	the specification of which (Title of the Invention)  is attached hereto  OR											
ı	was filed on (MM/D	IU/YYYY)	<u> </u>		<del></del>	cation Number or F	~					
1	Application Number hereby state that I have re	wiowad a		s amended on (MM/DD/)		tion including the	(if applicable).					
	amended by any amendme				nined specifica	don, incloung the t	aams, as					
	acknowledge the duty to	disclose in	formation which is n	naterial to patentability as	s defined in 37	CFR 1.56.						
Ci A	hereby claim foreign prior ertificate, or 365(a) of any merica, listed below and hi r of any PCT international a	PCT inte	rnational application dentified below, by o	n which designated at le thecking the box, any fore	ast one counti	ry other than the Unifor patent or inver	United States of					
F	rior Foreign Application Number(s)		Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claime		ppy Attached? NO					
	Additional foreign applic	ation num	bers are listed on a	supplemental priority dat	a sheet PTO/S	B/02B attached her	reto:					
F	I hereby claim the benefit				al application(s	) listed below.						
-	Application Numbe	r(S)	Filing Date	(MM/DD/YYYY)	Add	ditional provisiona	al application					

[Page 1 of 3]

11/12/1999

60/165,204

numbers are listed on a

supplemental priority data sheet

PTO/SB/02B attached hereto.

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box 🗢 🛨	PTO/SB/01 (12-97)
Under the Panenunt's Reduction Act of 1905, an never	Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE is are required to respond to a collection of information unless it contains
a valid OMB control number.	is the reduited to tashong to a consequent of anotherinal attiess in consenies

DECLA	HATIO	<u> </u>	- Utili	ty or	De	sig	n Pate	nt Ap	olicatio	<u>n</u>	
I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.											
U.S. Pare	nt Application Number		PCT Pare	nt	P		iling Date D/YYYY)	Par	ent Patent Number (if applicable)		
Additional U.S. or I						1./					
As a named inventor, 1 h and Trademark Office of	ereby appoint the nnected therewit	h: 🗷	Customer Ni OR	imber 23	3309		this application	→ [	act all business Place Custo Number Bar Label he	omer Code	
Nam	<del></del>		Reg	istration umber	-7		Nam			stration mber	
Additional registere	d practitioner(s) n	amed o	n supplemen	tal Registe	red Pr	actitioner	Information she	et PTO/SB/0	C attached here	to.	
Direct all correspond	، حسب		er Number Code Label	2330	)9		OR	Corres	oondence add	ress below	
Name				·							
Address											
Address	· · · · · · · · · · · · · · · · · · ·										
City						State		ZIP			
Country			Teleph	one		Fax					
I hereby declare that a believed to be true; an punishable by fine or it application or any pater	a lunner that the mprisonment, or	both, u	ements were	made wit	n ine i	KNOWIGOO	e unet www.ulia	ise statement	sand the like s	o made are i	
Name of Sole or I	First Invento	r:				A petiti	ion has been	filed for this	unsigned inve	entor	
Given Na	me (first and m	iddle fi	anyl)				Famil	v Name or S	umame		
Becky			er************************************			Cavan	augh				
Inventor's Signature	Beck	z (	avai	cary	4				Date	10/16/00	
Residence: City	Austin	0	Stat	Tove	1	Country	USA		Citizenship	US	
Post Office Address	6405 Abile	ne Tr	ail								
Post Office Address											
City Austin State Texas ZIP 78749 Country USA											
Additional inventor	ors are being na	amed o	n the 1	suppleme	ntal A	dditiona	I Inventor(s)	sheet(s) PT0	D/SB/02A atta	ched hereto	

Please type a plus sign (+) inside this box ->	+

PTO/SB/02A (3-97)
sign (+) inside this box -> + Approved for use through 9/30/98. OM8 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## **DECLARATION**

ADDITIONAL INVENTOR(S)
Supplemental Sheet
Page 3 of 3

Name of Addition	al Joint Inventor, if any		A petition has been filed for this unsigned inventor									ntor
Given Nал	ne (first and middle (if any))		Family Name or Sumame									
Robert Douglas			Go	win	, Jr.							
inventor's Signature	Wento	West Jown 10							10	0/17/2 8000 Date		)e)
Residence: City	Austin	State	Texa	35	Country USA Cit			Citia	zenshiç	U	s	
Post Office Address	9500 Dessau Road, No. 1214											
Post Office Address												
City	Austin	State	Texa	as	ZIP 78756 Country		iny (	USA				
Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor												
Given Name (first and middle (if any)) Family Name or Sur						Sum	umame					
Eric T. Hennenhoefer												
Inventor's Signature	Date											
Residence: City	Austin	State	Texa	35	Country USA			٥	Citizens	hip	us	
Post Office Address	5748 Republic of Te	xas Bo	ouleva	ırd		_						
Post Office Address												
City	Austin	State	Tex	:25		ZIP	78735	Co	untry	US	SA	
Name of Addition	nal Joint Inventor, if an	y:		Ε	]^	petitio	on has been fil	led for	this u	ınsigne	d inv	entor
Given Na	me (first and middle [if any]			I			Family N	eme o	Sum	name		
Inventor's Signature										Date		
Residence: City		State	上		C	ountry				Citizen	ship	
Post Office Address										·—···		
Post Office Address								<del></del>				
Gity	State ZIP Country											

Burden Hour Statement. This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time, you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark. Officer, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box>	+	

PTO/SB/02A (3-97)
sign (+) inside this box 

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a

valid OMB control number.

## **DECLARATION**

## ADDITIONAL INVENTOR(S) Supplemental Sheet Page 3 of 3

		<del></del>				_			<del>,</del>		<del></del>
Name of Additional Joint Inventor, if any:  A petition has been filed for this unsigned inventor									entor		
Given Na		Family Name or Sumame									
Robert Douglas Gowin, Jr.											
inventor's Signature											
Residence: City	Austin	State	Texas		Country	l	USA		Citizenship		JS
Post Office Address	9500 Dessau Road,	9500 Dessau Road, No. 1214									
Post Office Address											
City	Austin	State	Texa	as	ZIP	7	8756 c	Counti	y US	A	
Name of Additional Joint Inventor, if any:  A petition has been filed for this unsigned inventor											
Given Name (first and middle [if any]) Family Name or S								Surname			
Eric T. Hennent							hoefer				
inventor's Signature	Erre Toll Hunder									ate	10/4/00
Residence: City	Austin	State	Texa	as	Country	<u></u>	USA		Citiz	enship	us
Post Office Address	5748 Republic of Te	xas Bo	uleva	rd						•	
Post Office Address											
City	Austin	State	Tex	85	ZIP	1	78735	Cou	ntry	USA	
Name of Additio	nal Joint Inventor, if an	y:			A petit	ion	has been filed	for t	his unsi	gned in	rentor
Given Na	me (first and middle (if any)	)					Family Nan	ue or	Sumam	е	
Invantor's Signature							7.0			ate	
Residence: City		State			Countr	<u>,                                    </u>			Citia	enship	
Post Office Address											
Post Office Address			<del></del>		<del></del>					·	
City		State ZIP Country									

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box	->	+

PTO/SB/01 (12-97) Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## **DECLARATION** — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filling date of the prior application and the national or PCT international filing date of this application. U.S. Parent Application or PCT Parent **Parent Patent Number** Parent Filing Date Number (MM/DD/YYYY) (if applicable) Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto. As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Pater and Trademark Office connected therewith: X Customer Number 23309 Place Custome OR Number Bar Code Registered practitioner(s) name/registration number listed below abel here Registration Registration Name Number Number Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto. Direct all correspondence to: X Customer Number 23309 OR Correspondence address below or Bar Code Label Name Address <u>Address</u> City State ZIP Country Telephone I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. A petition has been filed for this unsigned inventor Name of Sole or First Inventor: Given Name (first and middle [if any]) Family Name or Surname **Becky** Cavanaugh inventor's Signature Date Austin Texas Residence: City **USA** US State Country Citizenship 6405 Abilene Trail Post Office Address Post Office Address Austin Texas 78749 City **USA** ZIP Country Additional inventors are being named on the 1\_supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto

Frid.
<u>ļ</u>
**************************************
=
11
#**** <u>*</u>

Please type a plus sign (+) inside this box ->	+	
riease type a plus sign (+) inside this box ->	+	

PTO/SB/02A (3-97)

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

## **DECLARATION**

# ADDITIONAL INVENTOR(S) Supplemental Sheet Page 3 of 3

Name of Addition	nal Joint Inventor, if a	ny:			A petitio	n has been file	d for th	is unsig	ned inv	ventor	
Given Na		Family Name or Surname									
Robert Dougla	Gov	vin, Jr.									
Inventor's Signature											
Residence: City	Austin	State	Texa	ıs	Country	USA		Citizens	hip	US	
Post Office Address	9500 Dessau Road, No. 1214										
Post Office Address											
City	Austin	State	Texa	ıs	ZIP	78756	Country	, USA	4		
Name of Additional Joint Inventor, if any:  A petition has been filed for this unsigned inventor								entor			
Given Name (first and middle [if any])						Family Name or Sumame					
Eric T.					Henne	nhoefer					
Inventor's Signature	Date										
Residence: City	Austin	State	Texa	s (	Country	USA		Citize	nship	US	
Post Office Address	5748 Republic of To	exas Bo	ulevar	d					-		
Post Office Address											
City	Austin	State	Теха	.s	ZIP	78735	Coun	try L	JSA		
Name of Addition	nal Joint Inventor, if ar	ny:			A petitio	n has been file	d for th	is unsigr	ned inv	entor	
Given Nar	me (first and middle [if any	])			Family Name or Surname						
Inventor's Signature								Da	te		
Residence: City		State			Country			Citize	nship		
Post Office Address											
Post Office Address			· · · · · · · · · · · · · · · · · · ·								
City		State			ZIP		C	ountry			

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.